

1     **Method and Apparatus for Attaching More Than Two Disk Devices to an**  
2                                   **IDE Bus**

3  
4                                   By  
5                                   Thomas Bolt  
6

7                                   **Field of the Invention**

8             The present invention relates to inter device communication and more  
9     particular to communication between devices connected by a bus.  
10

11                                  **Background of the Invention**

12             The Integrated Drive Electronics (IDE) bus is commonly implemented as a  
13     secondary bus to interface mass storage devices such as hard disk drives, floppy  
14     disk drives, and CD ROM drives. The IDE bus remains the most widely-adopted  
15     bus architecture for mass storage devices in personal computer systems. An  
16     IDE controller can support a maximum of up to two IDE devices. If two IDE  
17     devices connect to one IDE controller, one device is designated as the "master"  
18     and the other as the "slave," according to the IDE protocol. Also, if two IDE  
19     controllers are incorporated simultaneously into the same computer, one bus  
20     controller is designated as the "primary" with the other as the "secondary." The  
21     master/slave and primary/secondary designations facilitate the complex  
22     negotiations between multiple IDE devices and buses.  
23

24             The IDE interface has evolved from earlier hard disk interfaces in which a  
25     hard disk adapter card, including a controller, was installed in a "slot" of a  
26     computer system. Such hard disk adapter cards are typically capable of  
27     supporting up to two hard disk drives, although only one drive may be written to  
28     or read from at a time. The two drives interface to the card through an interface  
29     known as the ST506 interface. More recently developed hard disk drives  
30     comprise an embedded controller and processor removing the requirement for  
31     the adapter card to include its own controller.

1  
2 For example, some existing data storage systems that utilize IDE, provide  
3 a large array of disk drives, two disk drives per IDE bus with an IDE controller.  
4 That disk drive configuration provides cost savings compared to SCSI or Fibre  
5 Channel disk drives. For packaging density, the disk drives are grouped.  
6 However, because only two disk drives may be attached to an IDE bus, this  
7 necessitates multiple IDE buses and hub controllers for each group of disk  
8 drives. The storage device utilizes separate IDE to USB controllers for each IDE  
9 disk drive, requiring three IDE to USB controllers, a hub controller, and the  
10 supporting logic and electronic devices.

11  
12 There is, therefore, a need for a method and apparatus to attach more  
13 than two devices to a single IDE controller via a bus, to realize substantial cost  
14 savings and component count reductions

### 15 16 **Brief Summary of the Invention**

17 The present invention provides a method of connecting and operating  
18 three or more devices to an IDE bus under the conditions that: (1) no more than  
19 two IDE devices may be active at any given time on the same IDE bus, and (2)  
20 cable/trace lengths for the IDE bus may not exceed the limits set forth in the IDE  
21 bus standard.

22  
23 In one embodiment, the present invention relies upon the IDE devices  
24 being configured for cable select of the master/slave address. Three or more  
25 IDE devices are connected to the IDE bus, wherein no more than two of the IDE  
26 devices are powered on at any given. Further, those IDE devices which are  
27 powered on at a give time, have the appropriate logic level asserted on CSEL  
28 line 28 so that only one IDE device powered on at any time is a "Master" device,  
29 and only one IDE device powered on is a "Slave".  
30  
31

**Brief Description of the Drawings**

These and other features, aspects and advantages of the present invention will become understood with reference to the following description, appended claims and accompanying figures where:

FIG. 1A shows an example block diagram of an embodiment of the architecture of the present invention;

FIG. 1B shows a more detailed diagram of the architecture of FIG. 1A;

FIG. 2A shows an example block diagram of another embodiment of the architecture of the present invention;

FIG. 2B shows a more detailed diagram of the architecture of FIG. 2A;

FIG. 3 shows an example flowchart of the steps of an embodiment of the method of present invention;

FIG. 4 shows a perspective view of a schematic diagram of an example data storage system according to another aspect of the present invention; and

FIG. 5 shows a more detailed view of the disk drives in FIG. 4.

**Detailed Description of the Invention**

FIG. 1A shows an example block diagram of an embodiment of an interface system 10 according to the present invention, comprising: three or more devices 12 (e.g., IDE Device1 through DeviceN), an interface controller 14, a device controller (logic device) 16, and associated cabling/interconnect circuitry.

Each IDE device 12 can comprise any of several devices such as disk drive (HDD), CD ROM, CR RW, DVD, Tape device, etc. Therefore, the present invention is not limited to a disk drive utilized as an IDE device 12 in the description herein. Further, different IDE devices 14 can be used in the each interface system 10.

The IDE interface controller 14 acts as the intermediary between the IDE device's internal controller and the rest of the system (i.e., communication with a host 20). The IDE interface controller 14 manages the flow of information over

an IDE bus 18, allowing the IDE devices 14 to communicate with the host 20. In this example, the host 20 includes bus 22, CPU 24, memory 26, data storage 27, and can be connected to peripherals 30 (e.g., displays, mice, keyboards, networks, etc.).

The logic device 16 allows control of "cable select" line of the IDE bus 18 to each IDE device 12, as well as power control to each IDE device 12, as described further below. In another embodiment, described further below, one logic device 16 is used for multiple interface system 10.

The Table 1 below provides an example 40-line IDE bus 18 specification for IDE devices 12:

Line #	Signal	Line #	Signal
1	-RESET	2	GROUND
3	DD7	4	DD8
5	DD6	6	DD9
7	DD5	8	DD10
9	DD4	10	DD11
11	DD3	12	DD12
13	DD2	14	DD13
15	DD1	16	DD14
17	DD0	18	DD15
19	GROUND	20	(key)
21	DMARQ	22	GROUND

23	-DIOW: STOP	24	GROUND
25	DIOR:- HDMARDY:HSTROBE	26	GROUND
27	IORDY:- DDMARDY:DSTROBE	28	CSEL
29	-DMACK	30	GROUND
31	INTRQ	32	(reserved)
33	DA1	34	-PDIAG:-CBLID
35	DA0	36	DA2
37	-CS0	38	-CS1
39	-DASP	40	GROUND

**Table 1**

Lines 3 through 18: These are the 16 data lines used for transferring data over the interface;

Line 20: This is a "key" location, used for orientation;

Line 28: This is the cable select signal used for cable select operation;

Line 34: This line is used (in part) to detect the presence of an 80-conductor IDE/ATA cable for Ultra DMA operation.

The IDE standard defines a maximum of two devices per IDE bus. One is termed the "Master" device and the other the "Slave" device. The "Master" device generally has preferential treatment on the IDE bus to achieve better performance than the "Slave" device.

There are two defined methods in the IDE specification for determining whether a device is a "Master" or "Slave" device. The first is explicit selection via switches or jumpers on the IDE device itself. The second method is termed

1 “cable select” (CSEL), wherein the presence of a logic state on CSEL line 28 of  
2 the IDE bus determines whether the device is the “Master” or “Slave” device. For  
3 example, for each IDE device, if the CSEL circuit is closed, that IDE device is  
4 Master (primary); if the CSEL circuit is open, then that IDE device is Slave  
5 (secondary).

6  
7 In one embodiment, the present invention relies upon the IDE devices 12  
8 being configured for the second option above (i.e., “cable select”). Three or more  
9 IDE devices 12 are connected to the same IDE bus 18, wherein no more than  
10 two of the IDE devices 12 are powered on (activated) at a time. Further, those  
11 IDE devices 12 which are powered on at a give time, have the appropriate logic  
12 level asserted on CSEL line 28 so that only one IDE device powered on at any  
13 time is a “Master” device, and only one IDE device powered on is a “Slave”.

14  
15 Referring to the example version shown in FIG. 1B, the logic device  
16 (logic/controller device) 16 allows control of CSEL line 28 (CSEL select lines) of  
17 each IDE device 12. In this version, the CSEL lines for devices 1 through N are  
18 connected to separate outputs of the logic device 16 via connections 32, so that  
19 the logic device 16 can control the logic state of the CSEL line to each IDE  
20 device 12 individually. The logic device 16 also controls power on or off for each  
21 IDE device 12 using power control connections 34 to e.g. power transistors  
22 which are essentially solid state switches that control whether the associated IDE  
23 device 12 is powered on or off.

24  
25 In this manner, the logic device 16 can control which IDE devices 12 are  
26 powered on at any given time, as well as the “Master/Slave” configuration of the  
27 IDE devices 12 powered on. In one version, the logic device 16 can comprise a  
28 software controller. The version of the logic device 16 described herein  
29 comprises a Field Programmable Gate Array (FPGA). The logic device 16  
30 functions to allow the host 20(i.e., CPU 24) to specify which IDE devices 12  
31 should be powered on and what the IDE address should be (i.e. master or slave).

1 The logic device 16 accomplishes that by driving the CSEL line to the appropriate  
2 logic level. Other versions of the logic device 16, such as ASICs, discrete logic  
3 components, etc. are possible which perform the functions described herein.  
4

5 In this example, the CPU 24 controls selection of master/slave of IDE  
6 devices 12 under software control via signals/command to each logic device 16  
7 (e.g., via a connection 21). In one example, when a request is made to access  
8 data, a determination is made as to which IDE device 12 contains the data. The  
9 IDE device 12 is then powered up. For master/slave selection, if no devices on  
10 the IDE bus 18 are powered on yet, the first powered on IDE device 12 is set to  
11 master for performance reasons. If a second IDE device 12 needs to be  
12 powered up due to a separate request for data, the second IDE device 12 is  
13 assigned the slave address. No more than two IDE devices 12 on the same IDE  
14 bus may be accessed simultaneously.  
15

16 There is a point to point connection from separate output pins of the logic  
17 device FPGA 16 to the CSEL line of each IDE device 12 on the common IDE bus  
18 (the CSEL line of the IDE controller is not used). The logic device can then  
19 independently drive the state of CSEL line for any IDE device 12 to any value.  
20

21 The CPU 24 is ultimately responsible for setting the master/slave address  
22 via the logic device 16, and the CPU 24 maintains knowledge of which IDE  
23 device 12 is at which address. When the CPU 24 elects to issue a command via  
24 the IDE controller 14, the CPU 24 specifies the IDE device address (master or  
25 slave) that the command is intended for. Both master and slave IDE devices 12  
26 actually "see" the command, however by inspecting the contents of the command  
27 the IDE devices 12 can determine whether the command was intended for the  
28 master or slave IDE device. In one version, each IDE device is aware of its own  
29 address, whereby if the command was not intended for that IDE device, that IDE  
30 device ignores the command.  
31

As such, the present invention allows connection of three or more IDE devices 12 (e.g., disk drives) to a single connector, so long as only two of the IDE devices 12 are active at any given time, and the maximum cable/trace lengths defined in the IDE standard are not exceeded per IDE device (e.g., about 18 inches).

FIG. 2A shows another embodiment of the present invention, wherein the IDE bus 18 is connected to an Universal Serial Bus (USB) to IDE controller 36. Each IDE device 12 include an IDE controller 14 within the IDE device 12, connected to the IDE to USB controller 36 (converter or USB to ATA Bridge) via the bus 18. Further, the IDE to USB protocol converters 36 are connected to root USB controllers 38 (e.g., in the host 20). FIG. 2B, shows a more detailed diagram of FIG. 2A. This version of the invention functions essentially the same as the example shown in FIGs. 2A-B and described further, below.

FIG. 3 shows an example flow diagram of an embodiment of the method of present invention, including the steps of: Connect three or more IDE devices to the IDE bus 18 (step 40); Configure each IDE device 12 as Cable Select (step 42); Power off all IDE devices 12 (step 44); Determine IDE device(s) 12 for data transfer (maximum two IDE devices) (step 46); Select first of the two IDE devices 12 as Master (by closing CSEL circuit line to that first IDE device on the IDE bus) (step 48); If two IDE devices 12 needed for transfer, select second of the two IDE devices 12 as Slave (by opening CSEL circuit line for that second IDE device on the IDE bus) (step 50); Power on the required IDE devices 12 (step 52); Transfer Data (may comprise multiple data transfer commands) (step 54); and Power off all IDE devices 12 (step 56). The above steps are repeated as necessary, for data transfer between the CPU 24 and other of the IDE devices 12. In the description herein data transfer and data communication include communication of control signals/information, as necessary.



1       The above device selection and activation steps can be implemented in  
2 the logic device 16 for selective power up and cable select. As such, the logic  
3 device 16 selectively activates two of the IDE devices 12 at a time, then asserts  
4 the CSEL line for one of the two devices 12 to select a Master device, and  
5 deasserts CSEL line for the other of the two devices 12 to select a Slave device.  
6 Then the CPU 24 can communicate with the activated devices 12 over the IDE  
7 bus 18.

8  
9       The present invention is applicable to different systems that utilize IDE  
10 devices (e.g., disk drives). FIG. 4 shows an example data storage system 60  
11 comprising three main components: a controller (e.g., host or CPU) 62, left rail  
12 disk drives 64 and right rail disk drives 66, in a housing 68. As shown in FIG. 5,  
13 each rail includes e.g. five disk drive packs 70, and each disk drive pack 70  
14 includes e.g. three disk drives 72, wherein each disk drive is an example of an  
15 IDE device. The three disk drives 72 in each drive pack 70 are connected to a  
16 single USB to ATA protocol converter (i.e., IDE to USB controller) 36 in the drive  
17 pack 70, much the same way as shown diagrammatically by example in FIGs.  
18 2A-B.

19  
20       Without the present invention, each drive pack of three disk drives  
21 requires three separate USB to ATA protocol converters (one converter per disk  
22 drive). Further, a USB hub is needed to connect the USB to ATA converters to a  
23 USB controller in the host. However, in this example, the present invention  
24 provides a method to attach three IDE disk drives to a single USB to ATA  
25 protocol converter, and eliminate the USB hub and two of the USB to ATA  
26 protocol converters from each drive pack. This provides considerable cost  
27 savings and complexity reduction per disk drive pack, and therefore the data  
28 storage system.

29  
30       The present invention has been described in considerable detail with  
31 reference to certain preferred versions thereof; however, other versions are

- 1 possible. Therefore, the spirit and scope of the appended claims should not be
- 2 limited to the description of the preferred versions contained herein.

20250327